

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership | Publications/Services | Standards | Conferences | Careers/Jobs

**IEEE Xplore®**  
RELEASE 1.6Welcome  
United States Patent and Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)[Quick Links](#)[» Search Results](#)**Welcome to IEEE Xplore®**

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

**Tables of Contents**

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

**Search**

- ☐ By Author
- ☐ Basic
- ☐ Advanced

**Member Services**

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Your search matched **37** of **1000582** documents.  
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.


☐ Check to search within this result set
**Results Key:**

**JNL** = Journal or Magazine    **CNF** = Conference    **STD** = Standard

**1 Realistic fault analysis of CMOS analog building blocks**

*Nicolau, P.; Barbosa, J.; Saraiva, M.; Santos, M.B.; Teixeira, I.M.; Teixeira, J.P.;*  
Defect and Fault Tolerance in VLSI Systems, 1993., The IEEE International Workshop on , 27-29 Oct. 1993  
Pages:311 - 318

[\[Abstract\]](#)    [\[PDF Full-Text \(388 KB\)\]](#)    **IEEE CNF**

**2 A CMOS 510 K-transistor single-chip token-ring LAN controller (TRC) compatible with IEEE802.5 MAC protocol**

*Kanuma, A.; Yaguchi, T.; Tanaka, K.; Katsumata, E.; Fujimoto, K.; Miyazawa, Y.; Iida, S.I.; Yamamoto, T.;*  
Solid-State Circuits, IEEE Journal of , Volume: 25 , Issue: 1 , Feb. 1990  
Pages:132 - 141

[\[Abstract\]](#)    [\[PDF Full-Text \(812 KB\)\]](#)    **IEEE JNL**

**3 Implementation of pole-zero analysis in SPICE based on the MD method**

*Raghuram, R.; Divekar, D.; Wang, P.;*  
Circuits and Systems, 1991., Proceedings of the 34th Midwest Symposium on , 14-17 May 1991  
Pages:380 - 383 vol.1

[\[Abstract\]](#)    [\[PDF Full-Text \(304 KB\)\]](#)    **IEEE CNF**

**4 Automated synthesis of macro/behavioral models for mixed analog/digital circuits, including complete power supply effects**

*Vogelsong, R.S.; Morency, G.M.; Chian, M.C.;*  
University/Government/Industry Microelectronics Symposium, 1991. Proceedings., Ninth Biennial , 12-14 June 1991

Pages:173 - 178

[\[Abstract\]](#) [\[PDF Full-Text \(536 KB\)\]](#) **IEEE CNF**

---

**5 M lecularized FM Telemetry Encoder**

*Cricchi, J.; Rachal, F.; List, W.;*

Communications, IEEE Transactions on [legacy, pre - 1988] , Volume: 14 , Issue: 2 , Apr 1966

Pages:169 - 177

[\[Abstract\]](#) [\[PDF Full-Text \(968 KB\)\]](#) **IEEE JNL**

---

**6 MOS switched-capacitor analog sampled-data direct-form recursive filters**

*Young, I.A.; Hodges, D.A.;*

Solid-State Circuits, IEEE Journal of , Volume: 14 , Issue: 6 , Dec 1979

Pages:1020 - 1033

[\[Abstract\]](#) [\[PDF Full-Text \(2216 KB\)\]](#) **IEEE JNL**

---

**7 A single-chip NMOS analog front-end LSI for modems**

*Kuraishi, Y.; Makabe, T.; Nakayama, K.;*

Solid-State Circuits, IEEE Journal of , Volume: 17 , Issue: 6 , Dec 1982

Pages:1039 - 1044

[\[Abstract\]](#) [\[PDF Full-Text \(872 KB\)\]](#) **IEEE JNL**

---

**8 An 8-bit video ADC incorporating folding and interpolation techniques**

*van de Grift, R.; Rutten, I.W.J.M.; van der Veen, M.;*

Solid-State Circuits, IEEE Journal of , Volume: 22 , Issue: 6 , Dec 1987

Pages:944 - 953

[\[Abstract\]](#) [\[PDF Full-Text \(1864 KB\)\]](#) **IEEE JNL**

---

**9 A one million bit bubble memory solution**

*Clover, R.;*

Magnetics, IEEE Transactions on , Volume: 15 , Issue: 6 , Nov 1979

Pages:1519 - 1519

[\[Abstract\]](#) [\[PDF Full-Text \(112 KB\)\]](#) **IEEE JNL**

---

**10 Synthesis of zero-admittance converter**

*Losic, N.A.; Varga, L.D.; Popovic, Z.D.;*

Power Electronics, IEEE Transactions on , Volume: 10 , Issue: 2 , March 1995

Pages:142 - 147

[\[Abstract\]](#) [\[PDF Full-Text \(420 KB\)\]](#) **IEEE JNL**

---

**11 A 35 ns cycle time 3.3 V only 32 Mb NAND flash EEPROM**

*Iwata, Y.; Imamiya, K.; Sugiura, Y.; Nakamura, H.; Oodaira, H.; Momodomi, M.;*

*Itoh, Y.; Watanabe, T.; Araki, H.; Narita, K.; Masuda, K.; Miyamoto, J.-I.;*

Solid-State Circuits, IEEE Journal of , Volume: 30 , Issue: 11 , Nov. 1995

Pages:1157 - 1164

[\[Abstract\]](#) [\[PDF Full-Text \(960 KB\)\]](#) [IEEE JNL](#)

---

**12 A programmable piecewise linear large-signal CMOS amplifier**

*Thomsen, A.; Brooke, M.A.;*

Solid-State Circuits, IEEE Journal of , Volume: 28 , Issue: 1 , Jan. 1993

Pages:84 - 89

[\[Abstract\]](#) [\[PDF Full-Text \(464 KB\)\]](#) [IEEE JNL](#)

---

**13 An experimental study of testing techniques for bridging faults in CMOS ICs**

*Lanzoni, M.; Favalli, M.; Ambanelli, M.; Olivo, P.; Ricco, B.;*

Solid-State Circuits, IEEE Journal of , Volume: 28 , Issue: 6 , June 1993

Pages:686 - 690

[\[Abstract\]](#) [\[PDF Full-Text \(360 KB\)\]](#) [IEEE JNL](#)

---

**14 A 1-GIPS Josephson data processor**

*Hatano, Y.; Yano, S.; Mori, H.; Yamada, H.; Hirano, M.;*

Solid-State Circuits, IEEE Journal of , Volume: 26 , Issue: 6 , June 1991

Pages:880 - 883

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) [IEEE JNL](#)

---

**15 Low power building block for artificial neural networks**

*Lee, S.T.; Lau, K.T.;*

Electronics Letters , Volume: 31 , Issue: 19 , 14 Sept. 1995

Pages:1618 - 1619

[\[Abstract\]](#) [\[PDF Full-Text \(144 KB\)\]](#) [IEEE JNL](#)

---

[1](#) [2](#) [3](#) [Next](#)

---